Abstract-With today's advanced integrated circuits (ICs) manufacturing technology in deep submicron (DSM) environment we can integrate entire electronic systems on a single chip (SoCj. However, without careful power supply planning in layout, the desi of chi s will suffer from mostly si a1 inte rity problems incgding I€!drop, AI noise, and IC relgility. bostroute methodologies in solvin signal integrity roblem have been applied but they will cause ,Ton turn-arount! time, which adds costly delays to time-to-market. k this paper, we study the problem of ower su ply noise avoidance as early as in floorplanning sta e. f i e show tiat the noise avoidance in ower supply planning fro%lem can be formulated as a constraineg maximum flow robem and present an efficient et effective heuristic to handre the problem. Ex erimental res& are encouragin With slight increase of totay wirelength, we achieve almost no%R-drop requirement violation and 46.6% of improvement on A I noise constraint violation compared with a previous approach.
I. INTRODUCTION
With the advent of further technology scalin , circuits which contain more functionality are operating at higher frequencies, currents, and power. The lower su ply voltage brings down the power dissipation in general, but at tie same time brings down noise margin of the devices as well. As a result, many effects that were less important in the revious technology of designs have become major factors in correct functionality and performance of these dense chips. In today's new interconnect-centric paradigm [9, 71 , power delivery and dissipation, timing,, signal integrity, and reliability have become as important, or more important, as die area, which was a prime concern for revious technologies.
8uring manufacturing, the number of silicon failures are caused by signal integrity problems, such as IR-drop, AI, noise, and electromgration. IR-drop and AI noise may cause circuits' incorrect functioning and timing requirements mismatch, while electromigration may cause the damage of circuits' ljfetime. These problems F e on the rise due to, the lack of existin desi n tools and methodologies to address these issues effectively. $herefore, as [14] pointed out, the ability to design the chip, the package, and the surrounding system concurrently becomes a primary advantage. A packagin technique utilizin flip chip bonding (Controlled Colla sible Chip $nnection, C4), has%een develo ed from IBM for decags to manufacture VLSI quickly and cost eiectively [12, 81. Nowadays C4lflip-chip technolo y is more widely used in micro rocessor and hi h performance ASIemanufacturin than wire-boded technology. %;en the technology minimizes on-cfip voltage fluctuations, difficulty still lies in the interaction of two inde endent functional blocks that share a ower source [Ill.
Post-loorplanning or ost route power su p& synthesis have been applied to generate satis!act&y power sup 6 trying to meet the requirements of different components in So8 d e s r . Due to reduced power supply voltage, tighter noise margin and C voltage drop, the task has been difficult. Among the approaches of handling/estimating power delivery [ 151, the lanning of mesh power rail followed by hierarchical power/ground (&G) networks desi ns is still a major method to desi n high performance IC [6, 3, 187. Nevertheless, as [13] pointecfout, power su ply synthesis after floorplannin or routing stage cannot guaranteeiigh-quality power supply under fimited routing resources. In many cases, when the circuit block locations and sizes are fixed, the constraints such as voltage drop and current density are so tight that there is no feasible power network design capable of keeping power supply noise within a specified margin. There *This work was partially supported by the National Science Foundation under grant CCR-0244236.
The rest of the paper is organized as follows. Section I1 describes the floorplan desi n with power s u~p l y noise considerations and problem definition. &e network mo e and a1 orithm,for ower supply noise avoidance are presented in Section 61. SecJion shows our approach for Aoorplanmng with power supply noise avoidance. Experimental results and concluding remarks are stated in Section V.
FLOORPLANS WITH POWER SUPPLY NOISE CONSIDERATIONS
In traditional VLSI design, as [8, 41 pointed out for power supply noise analysis, the resistive IR drop occurs mostly on the chip and the inductive AI noise only occurs on the ackage. IR dro is an ef fect caused by wire resistance and current &awn off of the h G grid;
However, as we move into DSM design, the inductive component of wire impedance j w L becomes comparable to R. The A I noise, also referred to as simultaneous switching noise (SSN) or ground bounce, is caused by changes in current through various arasitic inductors. C4 has been developed to manufacture VLSI quicily and cost effectively [12, 8] . The major advantage ofthe technology is, after ackaging, that the uniform-and low-inductive/resistive power is fe$ across the face of the die, minimizing on-chy, voltage fluctuations that lead to improved voltage tolerances, resu ting in im roved on-chip frequencies. Nevertheless, the technology still suf!ers the problem of power delivery in mainly two effects mentioned above.
The primary difficulties occurred in DC and inductive induced voltage drop during planning power supply in layout design [ 1 I]. Firstly, components in an IC share a common power source that supplies voltage and current to transistors. The transistors draw current when the2 turn on and off. The power source must be desi ned such that "clean voltage and current supplies are uniformly avaifable to all transistors. IR-drop can have a significant impact on a design. Secondly, the interaction of two independent functional blocks that share a power source causes inductive induced volta e dro problem. Illustrated in Fig. l livery. In Fig. 2 , there are two floorplans with the same area but different relative position of blocks in area-array design. Block b3 can get four power supply bumps to deliver power on the left floorplan while it can ossibly only get three power supply bumps on the right one. That byock may suffer from insufficient ower and noise constraint violation, thus fail to function normally. Rext we will introduce the models of the constraints in our problem formulation.
A. IR-drop Requirement
If the wire resistance is too high or the cell current is larger than predicted an unacce table voltage drop may occur, which causes the supply vdltage to be rower than,required. Similar to [5] , the following e uation gives the effective resistance (R) for pad transfer metal from a%lock to the power supply bump with C1 and C2 being constants derived from simulation, where dist(b, p ) is the distance between block and power supply bump.
Using Iaus as the average DC current for the block, we can obtain voltage drop as Lug x R. Here we try to bound the resistance between a block and its power sources so that blocks can obtain sufficient power to alleviate IR-drop effect. If some blocks can not obtain enough power to meet power requirement, the violation of IR-drop constraint is occurred.
B. AI Noise Constraint
In general, the SSN voltage should be less than some peak voltage for a circuit to operate pro erly [16] . Here we define this peak voltage as the upper bound on A$ for a block, assuming iven from intellectual property(1P) block manufacturer. Let xij be tie amount of power units delivered from power supply bump p; to block bj, 6 ( z ; j ) = 1 if x;j > 0, = 0 otherwise, ( % ) j be the maximum rate of current change during transition at block bj, which is assumed given from IP provider, Li be the parasitic inductance for p w e r supply bump pi, which is described in technology file, Lij be t e effective wire inductance from power supply bump p; to the center of block bj', Sj be the set of all power supply bumps that connect to block bj, and AV, be the upper bound on AV for block bj, prj be the transient switching probablity for block bj. We define the parasitic voltage drop from package to power supply bump pi as We sum up all the p r L 5 values from p; to all the blocks which the power supply bump delivers power to. This is to reflect the sharing of power sources by adding all the inductive induced voltage drop associated with the power sources. Also each L$ value is divided by the number of power supply bumps which deliver power to each block in the Set sh (c,,,, d(xkh)) due to the sharing of power demand, here we simplify the sharing to be equal1 divided by the power supply bumps, not very realistic though. d e also define the inductive induced voltage drop from power supply bump pi to circuit block b,
as
The summation of these two parts for each p; and bj, which is the total AI noise induced voltage drop, should be less than or equal to the upper bound on AV for block bj.
Block bj can work properly only when the inductive induced voltage drop from package to p; and from p; to bj do not exceed this bound.
C. Problem Formulation
The goal of this paper is to find out the ower delivery disebution with power supply noise mnimzation. Rere we try to satisfy the demand of power for every block and avoid possible power supply noise during floorplanning. 
POWER SUPPLY PLANNING WITH NOISE AVOIDANCE
In order to handle the power sup ly planning problem along with noise constraint to be met we nee{ to develo reasonable and efficient strategies to deal with the constraint. In $is section, we define feasible power supply region to consider IR-drop requirement, then introduce the construction of special network for power suppl plannin with noise avoidance. In preservin the advanta e of pognominaftime max-flow algorithm, we also cfevelop an e&ctive heuristic to deal with AI noise constraint.
'Since effective wire inductance is very hard to extract, we assume that it is propotional to the distance between the block and power supply bump for simplification.
A . Feasible Power Supply Region
We try to bound the resistance between a block and its power sources to reflect IR-drop effect. Given the current and the upper bound on AV for a block, we can derive a region which is an expansion of the block in all four directions by a distance r. Such a region is referred to as thefeasib!e power supply region for the block. Only.the power sup ly bumps within the feasible region of a block can deliver power to tie block.
B. Constrained Network Formulation
To solve the problem, we construct a special network gra h and run a modified max-flow al orithm [2] to obtain the solution. $he graph consists of two kinds opvertices besides the source s and the sink t :
the circuit block vertices B = { b l , bz, ..., bn} and the power supply bump vertices P = { P I , p~, ... , p m } . To simplify the presentation, we use the same name for a vertex and for the corresponding circuit block or power supply bump interchangeably.
The network graph G = (V, E ) is constructed as follows. There is an edge from the source s to every ower supply bump vertex and there is an edge from every circuit brock vertex to the sink t . The edge ca acity from the source s to a power supply bum vertex is si, wgich IS the maximum power that can be deliveredgy p i . Ti: edge capacity from a circuit block vertex b j to the sink t is dj, which is the minimum power that is required by bj. There is an edge fromp, to b, if p ; is inside the feasible power supply region of bj. If such an edge exists, the edge capacity is set to 00. We can state the problem formally as follows. 
We refer to a vector x = { x ; j } satisfying ( I ) as a flow and the corresponding value of the scalar variable v as the value of the flow. This theorem guarantees to solve power su ply planning problem without the constraint we introduced. As can [e seen in the problem defition, the side constraints are non-linear, so it may be treated as NP-hard or approximately NP-hard problem. Therefore we can not use min-cost max-flowlmin-cut or maximum bipartite matching algorithms to optimal1 solve this roblem. In the following subsection, we introduce an e f h e n t yet eiective al orithm to minimize the violations of AI noise constraint and still ottain maximum flow.
C. PriorityAugmentingPath Algorithm
In this section, we describe a priority-based heuristic to deal with p w e r supply noise constraint in max-flow algorithm. In Fordulkerson method [lO] , we try to find any au menting path to increase the flow. However, randomly pick feasfBle augmenting path may cause serious violations for noise constraint in power delivery planning. Fig. 3 shows the constraint violation example when not carefully augmenting the flow. Due to this observation, we implement an efficient algorithm to decide the order of finding augmenting paths based on the priority assigned on the edges between power supply bumps and blocks in our network. But for e(p3, b2) , it has 0.3mV, which exceeds AVz= 0.23mV, indicating a violation. (b) The solution using the algorithm in section 1II.C. There is no AI noise constraint violation.
Intuitively, we will choose a path or edge with low inductive induced voltage drop or large AV for the block to augument the flow. The reason for low inductive induced voltage dro is obvious: we want to deliver power via low voltage drop to bkcks; the reason for large voltage tolerance of blocks on inductive induced voltage is that delivering power to small AV blocks is harder due to cleaner power su ply requirement. We assign the cost first to reflect the rough in&ctive induced voltage drop without the effect of sharing power demand of the block. The cost for edge e;j from pi to bj is ~j = ( % ) j * (Li + Lij). We then assign priority values for the edges between p; and bj as follows. Note that for forward and backward direction of edges we should assi n different riority values so that the preferred augmknting path can%e found. &r forward direction, the priority value P. '3 --N j + &; for backward direction, the priority value Qji = 2 + A & , where Nj is the current number of power supply bumps which deliver power to block b j . Nj needs to be updated whenever we obtain an augmenting path and augment the flow since the intermediate flow solution has been modified.
During the process of findin au menting path, we can use the priority values to select a preferref pa&. In this way, finding augmenting path which minimizes the violations of noise constraint can be accomplished. The PriorityAugmenting-Path algorithm is shown below. In the algorithm, z is the flow vector, G(z) is the residual network, r;j is the residual capacity for edge eij, and Y is the residual capacity of the augmenting path U [2] . From our observation and analysis, the runtime of the a1 orithm is within a small approximate ratio to Edmonds-Karp max-{ow algorithm [IO] .
Iv. FLOORPLANNING WITH POWER SUPPLY PLANNING
AND NOISE AVOIDANCE DESIGN Our floorplanning al orithm with power supply planning and noise avoidance is based on tke Wong-Liu floorplanning al orithm [17] . In this paper, instead of optimizing total wirelength antchip area [17], we propose to perform power delivery planning and power supply noise avoidance design with respect to the current floorplan being considered and in result to obtain a much better floorplan with less gower supply noise constraint violations. We choose to optimize the oorplan in fixed die context in this paper, but our approach can also comply with the objective of minimizing chip area in floorplanning.
For the cost function evaluation, we use q5 = a A + OW + y P for floorplanning with power sup 1 planning and noise avoidance, where A can be either total area o r t i e packing or fixed die penalt if using fixed die implementation, which is zero if the area of floorpyan is within the fixed die and IS the difference between the area of current floorplan and fixed die area otherwise, W is total wirelength estimation, and P is the power su ply cost penalty, which is positive if the current floorplan cannot finlmax-flow solution and/or obtain the violations of power supply noise constraint. The coefficients a, @, and y are weighting parameters and can be changed due to the importance of the terms.
v. EXPERIMENTAL RESULTS AND CONCLUDING

REMARKS
We have tested our: approach on some MCNC buildin blocks benchmarks. All experiments were carried out on 650MHz+ jentium-I11 processor. As in [13] , the minimum power required by a circuit block and the max rate of current change durin transition at a circuit block are roughly proportional to its area. f h e power su ply bumps are in area-array structure. (In fact, our ap roach can gi applied to other equivalent structures.) The values ofparasitic and wire inductance and other technology arameters are from ITRS'97 roadma [ 11, .18jim. As for bump pi&, we use the scaling number from[.$ We set all p r j for all blocks to be 1 to consider the extreme case, assuming all blocks are switching at the same time. In order to show the effectiveness of our approach, we implement the algorithm in [I31 and check for the ower supply noise constraint violations at the end. In [13], the cost Rnction for power supply cost part does not include AI noise constraint violations. Table I shows the comparison between the floorplans obtained b our approach, those obtained by a traditional floo lanner in [ly without any power suppl lanning consideration, an3those obtained b the floorplanner in [?37 with only su ply demand power su ply planning consideration during the anneahn -rocess. All the &or-plans obtained are within a fixed die area wit! ?% dead s ace. The IRdrop requirement violation percenta e is the number ofilocks which obtain insufficient power due to IR-irop effect divided by total number of blocks. AI noise constraint violation percentage is the number of power supply bump-block ed e constraint violation normalized by the number of total power sup& bump-block ed e in the network.
The floorplans obtained b applying our approack have much less IR-drop violation, over 50& im rovement on AI noise constraint violations and less than 5% of tota? wirelength increase in average compared with the floorplan obtained in, [17] ,. We also obtain 46.6% improvement on AI noise constraint violations compared with [13] . It takes roughly 1 hour to solve for ami33, which is comparable to [13] .
In conclusion, we have presented an approach to further strengthening the power supply planning with constraints which consider the gower supply noise avoidance. The efficient yet effective priorityased heuristic we have jntroduced ensures the polynomial time maxflow algorithm for this difficult problem and experimental results look encouraging. With sli ht increase of total wirelength, we can obtain big improvement on k-drop and AI noise constraint violations in floorplanning stage.
